



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/758,539	01/16/2004	Gyung-su Byon	SEC.1129	5592
20987	7590	06/14/2006	EXAMINER	
VOLENTINE FRANCOS, & WHITT PLLC ONE FREEDOM SQUARE 11951 FREEDOM DRIVE SUITE 1260 RESTON, VA 20190			LE, THONG QUOC	
			ART UNIT	PAPER NUMBER
			2827	

DATE MAILED: 06/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

H.A

<b>Office Action Summary</b>	<b>Application No.</b>		<b>Applicant(s)</b>	
	10/758,539		BYON, GYUNG-SU	
	<b>Examiner</b>		<b>Art Unit</b>	
	Thong Q. Le		2827	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 14 April 2006.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-13 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 2-5 and 10-13 is/are allowed.
- 6) ☒ Claim(s) 1 and 6-9 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

**DETAILED ACTION**

1. Amendment filed on 4/14/2006 has been entered.
2. Claims 1-13 are presented for examination.

***Response to Arguments***

3. Applicant's arguments with respect to claims 1-13 have been considered but are moot in view of the new ground(s) of rejection.

***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

5. Claims 1, 6-8,9 are rejected under 35 U.S.C. 102(e) as being anticipated by Kizer et al. (Pub.U.S. Patent No. 2004/0075462).

Regarding claim 1, Kizer et al. disclose a semiconductor device (Figure 1) ,  
comprising:

a duty cycle correction (DCC) circuit (Figure 1A, 22) that receives first (Figure 4A, CLOCK) and second clock signals (Figure 4A, CLOCK') and outputs a duty cycle adjusted clock signal (Figure 4A, 80, ABSTRACT) ; and

a control circuit (Figure 1, 24) that detects a process variation and controls respective slew rates of the first and second clock signals based on the detected process variation ([0031]);

wherein the control circuit controls the respective slew rates of the first and second clock signals by adjusting capacitance values ([0048], [0095]) of first and second input terminals receiving the first and second clock signals respectively ([0037], *adjusted currents and capacitance*).

Regarding claim 6, Kizer et al. disclose wherein a phase of the first clock signal is opposite to a phase of the second clock signal (Figure 4A, CLOCK', [0046]).

Regarding claim 7, Kizer et al. disclose an amplifying circuit that receives an external clock signal and outputs the first and second clock signals corresponding to the external clock (Figure 4A, 70,72 receive clock signals CLOCK and CLOCK' and output clock signals 80 and 79).

Regarding claim 8, Kizer et al. disclose wherein the duty cycle adjusted clock signal is an internal clock signal of a synchronous semiconductor memory device ([0004]).

Regarding claim 9, Kizer et al. disclose a semiconductor device (Figure 1) ,  
comprising:

a duty cycle correction (DCC) circuit (Figure 1A, 22) that receives first (Figure 4A, CLOCK) and second clock signals (Figure 4A, CLOCK') and outputs a duty cycle adjusted clock signal (Figure 4A, 80, ABSTRACT) ; and

a control circuit (Figure 1, 24) that detects a process variation and controls respective slew rates of the first and second clock signals based on the detected process variation ([0031]);

wherein the duty cycle adjusted clock signal is an internal clock signal of a synchronous semiconductor memory device, and wherein the synchronous semiconductor memory device is a double data rate (DDR) synchronous semiconductor memory device ([0004]).

#### ***Allowable Subject Matter***

6. Claims 2-5, 10-13 are allowed.

Claims 2-5, 10-13 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Kizer et al. (Pub. U.S. Patent No. 6,031,774), and others, does not teach the claimed invention having a semiconductor device having a DCC circuit comprises a third inverter having an input commonly connected to the outputs of the first and second inverters.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zarabian Amir can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



Thong Q. Le  
Primary Examiner  
Art Unit 2827

6/7/2006